News
TSMC outlines technical details for 2.5D silicon die integration on interposers
Friday, January 30, 2026 at 06:40 AM
TSMC detailed its latest 2.5D integration technology, which involves placing multiple silicon dies in close proximity on an interposer as part of its advanced packaging roadmap.
Context
TSMC is pivoting away from traditional monolithic scaling as physical limits and rising costs make single-die expansion increasingly difficult. By prioritizing heterogeneous integration, the company is using advanced packaging like CoWoS and SoIC to combine multiple chiplets into a single high-performance system. This strategy allows TSMC to bypass the reticle limit, which previously capped chip size, enabling the massive AI accelerators required for next-generation data centers.
This shift cements TSMC’s role as the essential provider in the AI supply chain. With CoWoS capacity expected to roughly double annually through 2025, the company is aggressively addressing production bottlenecks for major clients like Nvidia and AMD. By extending Moore’s Law through architecture rather than just lithography, TSMC secures its dominance in the high-end computing market even as traditional 2nm and 1.4nm nodes become more complex and expensive to manufacture.
Related Companies
TSMC
2330